

JUMPtec®

DIMM Module

specification

Rev 1.D

4-Apr-01

1. Additional reference

In addition to this document, the user should reference to the following industry standard specifications:

ISA Bus specification	P996 rev 1.1
PC/104 BUS specification	Rev 2.3
AMP Catalog "IC Sockets"	82172 rev 9-96, page 70
BERG SIMM/DIMM con.	950524-0001 10/96, page 7-34

2. Pinout of DIMM module

2.1 Pinout of DIMM CPU module

Pin number	Signal	Pin number	Signal
1	IOCHCK#	2	GND
3	RSTDRV	4	IDEC0#
5	SD7	6	VCC
7	SD6	8	IDEC1#
9	IRQ9	10	DASP
11	SD5	12	PDIAG/FREI1
13	SD4	14	DTR2#
15	DRQ2	16	RI2#
17	SD3	18	TXD2
19	SD2	20	CTS2#
21	MEMCS16#	22	RXD2
23	SD1	24	RTS2#
25	OVS#	26	DCD2#
27	IOCS16#	28	GND
29	SD0	30	DSR2#
31	SBHE#	32	FDHSEL#
33	IOCHRDY	34	FDRDATA#
35	IRQ10	36	FDWRPRT#
37	AEN	38	FDTRK0#
39	SMEMW#	40	FDWGATE#
41	IRQ11	42	FDWDATA#
43	SA19	44	FDSTEP#
45	SMEMR#	46	FDDIR#
47	IRQ12	48	FDMTR0#
49	SA18	50	FDDSKCHG
51	IOW#	52	FDDS0#
53	IRQ15	54	FDIDX#
55	SA17	56	U S B 1 -
57	IOR#	58	GND
59	IRQ14	60	SA16
61	DACK0#	62	GND
63	SA15	64	U S B 1 +
65	DRQ0	66	VCC
67	SA14	68	LNLED
69	DACK5#	70	LKLED
71	SA13	72	I2CDAT
73	DRQ5	74	I2CCLK
75	SA12	76	GPCS0#
77	REF#	78	DCD1#
79	SD8	80	DSR1#
81	SA11	82	RXD1
83	SYSCLK	84	RTS1#
85	SD9	86	TXD1
87	SA10	88	CTS1#
89	IRQ7	90	GND
91	SD10	92	DTR1#
93	SA9	94	RI1#
95	IRQ6	96	STB#
97	SD11	98	AFD#
99	SA8	100	PD0
101	IRQ5	102	ERR#
103	SD12	104	PD1
105	SA7	106	INIT#
107	IRQ4	108	PD2
109	DACK7#	110	SLIN#
111	DRQ7	112	PD3
113	IRQ3	114	PD4
115	SA6	116	PD5
117	SD13	118	PD6
119	DACK2#	120	PD7
121	SA5	122	ACK#
123	SD14	124	BUSY#
125	TC	126	PE
127	SA4	128	SLCT#
129	SD15	130	KBDAT
131	BALE	132	KBCLK
133	SA3	134	SPKR
135	MASTER#	136	PGOOD
137	SA2	138	SMISW
139	SA1	140	VCC
141	OSC	142	BATT
143	SA0	144	GND

2.2 Pinout of DIMM I/O module

Pin number	Signal	Pin number	Signal
1	SA0	2	GND
3	OSC	4	BATT
5	SA1	6	VCC
7	SA2	8	RI4#
9	MASTER#	10	DCD4#
11	SA3	12	DTR4#
13	BALE	14	DSR4#
15	SD15	16	RTS4#
17	SA4	18	CTS4#
19	TC	20	TXD4 / DO
21	SD14	22	RXD4 / DI
23	SA5	24	RI3#
25	DACK#2	26	DCD3#
27	SD13	28	DTR3#
29	SA6	30	DSR3#
31	IRQ3	32	RTS3#
33	DRQ7	34	CTS3#
35	DACK#7	36	TXD3
37	IRQ4	38	RXD3
39	SA7	40	
41	SD12	42	
43	IRQ5	44	TXD+
45	SA8	46	TXD-
47	SD11	48	RXD+
49	IRQ6	50	RXD-
51	SA9	52	LNLED
53	SD10	54	LKLED
55	IRQ7	56	GND
57	SA10	58	MD14
59	SD9	60	MD13
61	SYSCLK	62	MD12
63	SA11	64	
65	SD8	66	
67	REF#	68	BLUE
69	SA12	70	GREEN
71	I2DAT	72	RED
73	SA13	74	VCC
75	I2CLK	76	VSYNC
77	SA14	78	GND
79	DRQ0	80	HSYNC
81	SA15	82	FPBACK
83	DACK#0	84	MODUL
85	IRQ14	86	SA16
87	IOR#	88	GND
89	SA17	90	FPVDD
91	IRQ15	92	BLANK#
93	IOW#	94	P17
95	SA18	96	P16
97	IRQ12	98	P15
99	SMEMr#	100	P14
101	SA19	102	P13
103	IRQ11	104	P12
105	SMEMW#	106	P11
107	AEN	108	P10
109	IRQ10	110	P9
111	IOCHRDY	112	P8
113	SBHE#	114	P3
115	SD0	116	P2
117	IOCS16#	118	GND
119	ZWS#	120	P1
121	SD1	122	P0
123	MEMCS16#	124	P7
125	SD2	126	P6
127	SD3	128	P5
129	DRQ2	130	P4
131	SD4	132	VPANEL
133	SD5	134	FPVEE
135	IRQ9	136	VDCLK
137	SD6	138	LLCLK
139	SD7	140	VCC
141	RSTDRV#	142	LFS
143	IOCHCK#	144	GND

3. Signal description

3.1 ISA Bus Signals

SD<0..15> (System Data Bus)

bi-directional I/O pins

These signals provide data bus bits 0 to 15 for the peripheral devices. All 8-bit devices use SD0 <0..7> for data transfers. The 16-bit devices will use SD<0..15>. To support 8-bit devices, the data on SD<8..15> will be gated to SD<0..7> during 8-bit transfers to these devices. 16-bit CPU cycles will be converted to two 8-bit cycles for 8-bit peripheral automatically.

SA<19..0> (System Address)

output from CPU modules
input to all other modules

Address bits 0 through 15 are used to address I/O devices and address bits 0 through 19 are used to address memory within the system. These 20 address lines, in addition to LA<17..23> allow access of up to 16MB of memory. SA<0..19> are gated on the PC/104-bus when BALE is high and latched on falling edge of BALE.

/SBHE (System Bus High Enable)

output on CPU modules
input on all other module

Bus High Enable indicates a transfer of data on the upper byte of the data bus (SD<8..15>). 16 bit I/O devices use SBHE to condition data bus buffers tied to SD<8..15>.

BALE (Bus Address Latch Enable)

output from CPU modules
input on any other module

Bale is an active high pulse which is generated at the beginning of any bus cycle initiated by a CPU module. It indicates when the SA<0..19>, LA<17..23>, AEN, and /SBHE signals are valid.

AEN (Address enable)

output from CPU modules
input on any other module

AEN is an active high output that indicates a DMA transfer cycle, only resources with a active /DACK signal should respond to the command lines when AEN is high.

Control Signal Group

/SMEMR (System Memory Read)

output from CPU modules
input on any other module

/SMEMR instructs memory devices to drive data onto the data bus. /SMEMR is active on memory read cycles to addresses below 1MB.

/SMEMW (System Memory Write)

output from CPU modules
input on any other module

/SMEMW instructs memory devices to store the data present on the data bus. /SMEMW is active on all memory write cycles to address below 1MB.

/IOR (I/O Read)

output from CPU modules
input on any other module

I/O read instructs an I/O device to drive its data onto the data bus. It may be driven by the CPU or DMA controller. /IOR is inactive (high) during refresh cycles.

/IOW (I/O Write)

output from CPU modules
input on any other module

I/O write instructs an I/O device to store the data present on the data bus. It may be driven by the CPU or DMA controller. /IOW is inactive (high) during refresh cycles.

/IOCHCK (I/O Channel Check)

input to CPU modules
open collector output on any other module

/IOCHCK is an active low input signal which indicates that an error has taken place on the module bus. If I/O checking is enabled on the CPU module, an /IOCHCK assertion by a peripheral device generates an NMI to the processor.

IOCHRDY (I/O Channel Ready)

input to CPU modules
open collector output on any other module

The I/O channel ready is pulled low in order to extend the read or write cycles of any bus access when required. The cycle can be initiated by the CPU, DMA controllers or refresh controller. The default number of wait states for cycles initiated by the CPU are 4 wait states for 8 bit peripherals and 1 wait state for 16 bit peripherals. One wait state is inserted as a default for all DMA cycles. Any peripheral that cannot present read data or strobe in write data in this amount of time use IOCHRDY to extend these cycles.

This signal should not be held low for more than 2,5 us for normal operation. Any extension to more than 2,5 us does not guarantee proper DRAM memory contents because memory refresh is stopped while IOCHRDY is low.

/MEMCS16 (16 Bit Memory Chip Select)

input to CPU modules
open collector output on any other module

The /MEMCS16 signal determines when a 16 bit to 8 bit conversion is needed for memory bus cycles. A conversion is done any time the CPU module is requesting a 16 bit memory cycle and the /MEMCS16 line is high. If /MEMCS16 is high, 16 bit CPU cycles are converted into two 8 bit cycles on the bus automatically. If /MEMCS16 is low, an access to peripherals is done 16 bit wide.

/IOCS16 (16 Bit I/O Chip Select)

input to CPU modules
open collector output on any other module

The /IOCS16 signal determines when a 16 bit to 8 bit conversion is needed for I/O bus cycles. A conversion is done any time the CPU module is requesting a 16 bit I/O cycle and the /IOCS16 line is high. If /IOCS16 is high, 16 bit CPU cycles are converted into two 8 bit cycles on the bus automatically. If /IOCS16 is low, an access to peripherals is done 16 bit wide.

/REFRESH (Memory REFRESH)

output to CPU modules
input on any other module

/REFRESH is pulled low whenever a refresh cycle is initiated. A refresh cycle is activated every 15,6 us to prevent loss of DRAM data.

/OWS (0 Wait States)

input to CPU modules

output on any other module

The Zero wait state signal tells the CPU to complete the current bus cycle without inserting the default wait states. By default the CPU inserts 4 wait states for 8 bit transfers and 1 wait state for 16 bit transfers.

Special Function Signal Group

/MASTER (MASTER bus request)

input to CPU modules

open collector output on any other module

This signal is used with a DRQ line to gain control of the system bus. A processor or DMA controller on the I/O channel may issue a DRQ to a DMA channel in cascade mode and receive a /DACK. Upon receiving the /DACK, a bus master may pull /MASTER low, which will allow it to control the system address, data and control lines. After /MASTER is low, the bus master must wait one system clock period before driving the address and data lines, and two clock periods before issuing a read or write command. If this signal is held low for more than 15 us, system memory may be lost because of lack of refresh.

SYSCLK (System Clock)

output from a CPU module

input on any other module

SYSCLK is supplied by the CPU module and has a nominal frequency of about 8 MHz with 40-60 % duty cycle. Slower and higher frequencies may be supplied by different CPU modules. This signal is supplied at all times except when the CPU module is in sleep mode.

OSC (Oscillator frequency)

output from CPU modules

input to any other module

OSC is supplied by CPU modules. It has a nominal frequency of 14,31818 MHz and a duty cycle of 40-60 %. This signal is supplied at all times except when the CPU module is in sleep mode.

RESETDRV (Bus RESET)

output from CPU modules

input to any other module

This active high output is system reset generated from CPU modules to reset external devices.

DRQ<0, 2, 5, 7> (DMA request)

inputs to CPU modules

outputs from any other module

The asynchronous DMA request inputs are used by external devices to indicate when they need service from the CPU modules DAM controllers. DRQ<0..3> are used for transfers between 8 bit I/O adapters and system memory. DRQ<5..7> are used for transfers between 16 bit I/O adapters and system memory. DRQ4 is not available externally. All DRQ pins have pull-up resistors on CPU modules.

/DACK<0, 2, 5, 7> (DMA Acknowledge)

outputs from CPU modules

inputs to any other module

DMA acknowledge 0..3 and 5..7 are used to acknowledge DMA requests. They are low active.

T/C (Terminal Count)

output from CPU modules

input to all other modules

The active high output TC indicates that one of the DMA channels has transferred all data.

IRQ<3..7, 9..12, 14,15> (Interrupt requests)

input to CPU modules

output on any other module

These are the asynchronous interrupt request lines. IRQ0, 1, 2, 8 and 13 are not available as external interrupts because they are used internally on CPU modules. All IRQ signals are active high. The interrupt requests are prioritized, with IRQ9 through IRQ12 and IRQ14 through IRQ15 having the highest priority (IRQ9 is the highest) and IRQ3 through IRQ7 having the lowest priority (IRQ7 is the lowest). An interrupt request is generated when an IRQ line is raised from low to high. The line must be held high until the CPU acknowledges the interrupt request (interrupt service routine).

Data Conversion and Swapping

Data Conversion

16 - bit transfers by the main CPU via the PC/104 - bus are converted into two 8 - bit transfers (low and high Byte) when the control signals MEMCS16* or IOCS16* are not asserted. The higher Byte - Data (SD<15..8>) is directed to SD <7..0> with SA0 =H during write cycles and from SD <7..0> to SD <15..0 > with SA0 =H during read cycles. This operation is transparent to the software .

Data Swapping

Data are swapped between SD <15..8 > and SD <7..0 > on the main CPU for odd Byte transfers (SA0 =H) with 8 - bit devices on the PC/104 - bus. Swapping occurs also during DMA cycles (SA0 =H) if the devices on the PC/104 - bus is a 16 - bit memory device and an 8 - bit DMA channel is used for the transfer.

3.2 IDE Hard Disk signals

IDECS0# (IDE Chip Select 0)

This is the Hard Disk Chip select corresponding to the eight control block addresses.

IDECS1# (IDE Chip Select 1)

This is the Hard Disk Chip select corresponding to the alternate status register

DASP

Time-multiplexed, open collector output which indicates that a drive is active, or that a slave drive is present. Necessary for using IDE master/slave-mode on D201

PDIAG

Output by the drive if it is jumped in the slave mode; input to the drive if it is jumped in the master mode. The signal indicates to a master that the slave has passed its internal Diagnostic command. Necessary for using IDE master/slave-mode on D201

3.3 Serial Port Signals

- COM1 and COM2 on DIMM-PC module
- COM3 and COM4 on DIMM-IO module

DTR# (Data Terminal Ready)

Active low data terminal ready outputs for the serial port. Handshake output signal notifies modem that the UART is ready to establish data communication link.

RI# (Ring Indicator)

This active low input is for the serial port. Handshake signal which notifies the UART that the telephone ring signal is detected by the modem.

TXD (Transmit Data)

Transmitter serial data output from Serial port.

RXD (Receive Data)

Receiver serial data input.

CTS# (Clear To Send)

This active low input for serial ports . Handshake signal which notifies the UART that the modem is ready to receive data.

RTS# (Request To Send)

This active low output for serial port. Handshake signal notifies the modem that the UART is ready to transmit data.

DCD# (Data Carrier Detect)

This active low input for serial port. Handshake signal which notifies the UART that carrier signal is detected by the modem.

DSR# (Data Set Ready)

This active low input is for serial port. Handshake signal which notifies the UART that the modem is ready to establish the communication link.

3.4 Floppy Disk signals

FDHSEL# (Head Select)

This active low output determines which disk drive head is active.

FDRDATA (Read Data)

This active low data read signal from the disk is connected here.

FDWRPRT (Write Protect)

This active low input senses from the disk drive that a disk is write protected.

FDTRK0# (Track 0 indicator)

This active low input senses from the disk drive that the head is positioned over the outermost track.

FDWGATE# (Write Gate)

This active low output enables the write circuitry of the disk drive.

FDWDATA# (Write Data)

This active low output is a write- precompensated serial data to be written onto the selected disk drive.

FDSTEP# (Head Step signal)

This active low output produces a pulse at a software programmable rate to move the head during a seek operation.

FDDIR# (Head Step Direction)

This active low output determines the direction of the head movement.

FDMTR0# (Motor enable signal)

This active low output selects the motor of the disk drive.

FDDSKCHG# (Floppy Disk Change Signal)

This disk interface input indicates when the disk drive door has been opened.

FDDS0# (Floppy Drive select signal)

Active low output to select the disk drive

FDIDX# (Index indicator)

This active low input senses from the disk drive that the head is positioned over the beginning of a track, as marked by the index hole.

3.5 LPT Port signals

STB# (Strobe Signal)

This active low pulse is used to strobe the printer data into the printer.

AFD# (Auto feed Output)

This active low output causes the printer to automatically feed one line after each line is printed.

PD [0..7] (Printer Data Bus)

This bi-directional parallel data bus is used to transfer information between CPU and peripherals.

ERR# (Error)

This active low signal indicates an error situation at the printer.

INIT# (Initiate Output)

This active low signal is used to initiate the printer when low.

SLIN# (Printer Select Input)

This active low signal selects the printer.

ACK# (Acknowledge)

This active low output from the printer indicates it has received the data and is ready to receive new data.

BUSY (Busy)

This signal indicates the printer is busy and not ready to receive new data.

PE (Paper End)

This signal indicates that the printer is out of paper.

SLCT (Printer Select Status)

This active high output from the printer indicates that it has power on.

3.6 additional Signals of DIMM-CPU

KBDAT **(Keyboard data)**

This is the bi-directional Keyboard data signal driven by an open collector output.

KBCLK **(Keyboard Clock)**

This is the Keyboard clock signal driven by an open collector output.

SPKR **(Speaker)**

This is the speaker output signal, connected to a speaker between output and VCC.

GPCS0# **(general purpose chip select)**

This is a general purpose chip select output, used to select external peripherals.

PGOOD **(Power good)**

High active input for the DIMM CPU indicated that power from the power supply is ready. It can also be used as low active reset input signal.

SMISW **(SMI interrupt switch)**

This input generates the CPU's SMI interrupt.

I2CLK **(I2C-BUS CLK)**

This is a I2C-Bus Clk output signal to control external I2C-Bus slave devices.

I2DAT **(I2C-BUS Data)**

This is a I2C-Bus Data to control external I2C-Bus slave devices.

LNLED **(Ethernet)**

Active-low output indicating transmission or reception of frames or detection of a collision. May be connected to external LED.

LKLED **(Ethernet)**

Active-low output indicating valid 10BASE-T link pulses. May be connected to external LED.

USB1- **(USB channel 1 data)**

This is the negative line of the differential data signal for the USB channel 1

USB1+ **(USB channel 1 data)**

This is the positive line of the differential data signal for the USB channel 1

3.7 Signals of DIMM-IO

Ethernet

TXD+, TXD-

Differential output pair drives 10 Mb/s Manchester-encoded data to the 10BASE-T transmit lines.

RXD+, RXD-

Differential input pair receives 10 MB/s Manchester encoded data from the 10BASE-T receive lines.

LNLED

Active-low output indicating transmission or reception of frames or detection of a collision. May be connected to external LED.

LKLED

Active-low output indicating valid 10BASE-T link pulses. May be connected to external LED.

INTERBUS Interface

DO

Interbus output.

DI

Interbus input

LCD interface

LFS

LCD Frame Start: This output provides a pulse to start a new frame on flat panels.

LLCLK

LCD Line Clock: This output is used to drive the LCD-panel line clock. This signal is also designated as LP or CP1 by some panel manufacturers.

VDCLK

Flat Panel Video Clock: This signal is used to drive the flat panel shift clock which is designated as CP2 by some panel manufacturers.

FPVEE

Flat Panel VEE enable: This output is part of the panel power sequencing.

VPANEL

Switched VDD: Part of the panel power sequencing. Connect to VCC or VDD on most panels. This pin is a switch output. Desired output voltage must be supplied at pin 37 (VDD_SRC).

UD0-UD3 (P4-P7)

Upper Data: The upper data bits are typically used with monochrome dual-scan flat panels to provide 4-bit parallel data for the upper portion of the panel.

LD0-LD3 (P0-P3)

Lower Data: The upper data bits are typically used with monochrome dual-scan flat panels to provide 4-bit parallel data for the lower portion of the panel.

SLD0-SLD7 (P0-P7)

STN Lower Data: The lower data bits are for use with color STN LCD panels.

SUD0-SUD7 (P15-P8)

STN Upper Data: The upper data bits are for use with color STN LCD panels.

R0-R5 (P6, P7, P9, P8, P17, P16)

Red Bits: These bits contain red color data for TFT color flat panels.

G0-G5 (P3, P4, P5, P12, P11, P10)

Green Bits: These bits contain green color data for TFT color flat panels

B0-B5 (P0, P1, P2, P15, P14, P13)

Blue Bits: These bits contain blue color data for TFT color flat panels

BLANK#

Display Enable: For those flat panels that require an external display enable, this pin is used to provide a data enable. For STN single-scan dual-clock panels, it is used as second Shift Clock output.

FPVDD

Flat Panel VDD enable: This output is part of the panel power sequencing. Normally, this signal is only used internally.

MODUL

Modulation: This output provides AC inversion. It should be connected to the MOD, FR or DF inputs of the panel, as is appropriate. Some panel manufacturers provide this function in the panel circuitry.

FPBACK

Flat Panel Backlight enable: This output is part of the panel power sequencing. Connect to the panels backlight enable. Do not use this signal as supply voltage for the backlight converter!

DAC0, DAC1

Analog outputs from MAX518 on DIMM-IO. Used for control of external DC-DC converter.

MD12,MD13,MD14

Panel Sense: Inputs for panel type selection:

CRT interface

HSYNC

Horizontal Sync: This output supplies the horizontal synchronization pulse to the monitor. It is normally not needed for flat panels.

VSYNC

Vertical Sync: This output supplies the vertical synchronization pulse to the monitor. It is normally not needed for flat panels.

REG, GREEN, BLUE

CRT analog video outputs.


4. Bus timing specification

No.	Description	Min	type	Max	Note
1	Clock period (Tclk)	125			
2	BALE high width		54		
3	SA<1..0> setup to BALE low			8	
4	SBHE* setup to BALE low		20		
5	SA<23..2> setup to BALE low		130		
6a	Command width 16 bit cycles (zero wait states)		125		2)
6b	Command with 8 bit cycles (with 2 wait states)		325		3)
7	SA<1..0> setup to command zero cmd delay	8			1)
8	SBHE* setup to command zero cmd delay		20		1)
9	SA<23..2> setup to command zero cmd delay	130			1)
10	MEMCS16* , IOCS16* delay from SA<23..2>			80	
11	MEMCS16* , IOCS16* hold after SA<23..2>	0			
12a	SA<1..0> hold after command	23			
12b	SA<1..0> hold after SMEMR* or SMEMW*		18		
13a	SBHE* hold after command	23			
13b	SBHE* hold after SMEMR* or SMEMW*	18			
14a	SA<23..2> hold after command	30			
14b	SA<23..2> hold after SMEMR* or SMEMW*	25			
15	Write Data setup to command active		6		
16	Read Data setup to command inactive	65			1)
17a	Write Data hold after command	45			
17b	Read Data hold after command	0			
18	IOCHRDY setup to CLK	34			
19	IOCHRDY hold after CLK	2			
20	OWS* setup to CLK	20			
21	OWS* hold after CLK	0			

Notes:

- M. Command delay programmable between 0 and 3 CLK/2 cycles seperately for 16 bit memory , 8 – bit memory and I/O cycles
- 2) Command width depends on the number of wait states (programmable from 0 to 3 CLK cycles) and command delay (note 1)
- 3) Command width depends on the number of wait states (programmable from 2 to 5 CLK cycles) and command delay (note 1)

CPU Bus Cycle Timing




DMA Timing Specification

This section specifies the timing for Direct Memory Access cycles (all times in ns):

No.	Description	MIN	TYP	MAX	Note
1	Clock period (Tclk)	125			
2	IOCHRDY setup to CLK	35			
3	IOCHRDY hold from CLK	20			
4	DRQ inactive delay from command			55	
5	AEN setup to command	80			
6	AEN hold from command	10			
7	SA<23..0> setup to command	50			
8	SA<23..0> hold from command	50			
9	DACK setup to command	0			
10	DACK hold from command		0		
11	Extended Write delay	122		128	
12	Write command width (Extended Write , 0 Waitstates)	80			1)
13	Read inactive delay from Write	20			
14	T/C delay from command			165	
15	T/C hold from command	0			
16	Read data setup	110			
17	Read data hold	0			
18	Write data delay after command			80	2)
19	Write data hold	15			

Notes: 1) with programmable wait states from 1 to 4 CLK cycles
 2) this time cannot be extended by insertion of wait states

DMA - Timing




Bus Master Exchange Operation

This section specifies the timing for exchange of bus ownership between the CPU and a secondary Bus master (all times in ns):

No.	Description	MIN	TYP	MAX	Note
1	MASTER* delay after DACKn	0			
2	AEN inactive after MASTER* active			45	
3	CPU tristates bus signals			45	
4	DACKn* inactive from DRQn inactive	0			
5	MASTER* delay from DRQn inactive			100	
6	AEN delay after MASTER* inactive	0		45	
7	CPU drives bus signals	0			
8	Secondary Master tristates bus signals	0			

BUS Master Exchange Operation




REFRESH* Signal Timing

This section specifies the timing of the REFRESH* signal



No.	Description	MIN	TYP	MAX	Note
1	REFRESH* pulse width	750ns			
2	REFRESH* inactive time	15,6µS			

REFRESH* Signal Timing





5. Mechanical characteristics

5.1 Mechanical dimensions (CPU-modules)





The DIMM-CPU Module has a maximum thickness of 6 mm while the top components are up to 4 mm high and the bottom components are up to 1 mm high.

5.2 Mechanical dimensions (IO-modules)




5.3 DIMM connector dimensions

CPU-modules:





Key Detail (Type C)




For further information please refer to **JUMPtec®** specification document X00762.

IO-Modules:



Key Detail (Type A)



For further information please refer to **JUMPtec®** specification document X00787.

6. Electrical characteristics of DIMM Module

6.1. Power supply definition

power supply pins:

	DIMM	Current max
GND	6	
VCC	3	1,5 A

Electrical Specifications

Supply voltage: 5V DC +/- 5%

Supply voltage ripple: 100 mV peak to peak 0 – 20 MHz

Environmental Specifications

Temperature: operating 0 to +60 C (*) (with appropriate airflow)

non operating: -10 to +85 °C

Humidity: operating: 10% to 90% (non-condensing)

non operating: 5% to 95% (non-condensing)

(*)

The maximum operating temperature is the maximum measurable temperature on any spot on the modules surface. It is the user's responsibility to maintain this temperature within the above specification.

Document History

Filename	Date	Edited by	Alteration to preceding revision
DIMMD110.DOC	11.03.97	H. Muehlbauer	created
DIMMD111.DOC	04.04.97	H. Muehlbauer	Added ISA Bus timing
DIMMD112.DOC	11.04.97	H. Muehlbauer	Added connector types
DIMMD113.DOC	20.05.97	H. Muehlbauer	Added I2C Bus signal to DIMM Connector
DIMMD114.DOC	07.10.97	M. Hofmeister	Changed connector order numbers
DIMMD115.DOC	20.10.97	M. Hofmeister	Added pinout of DIMM IO module
DIMMD116.DOC	20.11.97	M. Hofmeister	Added signal description, specification of DIMM-IO
DIMMD117.DOC	18.02.98	M. Hofmeister	Changed pinout of DIMM-IO
DIMMD118.DOC	27.03.98	M. Hofmeister	Changed CAN-signals to INTERBUS-signals
DIMMD119.DOC	26.05.98	F. Krauss	Changed pinout of DIMM-IO
DIMMD11A.DOC	04-01.00	M. Hofmeister	Added small drawing in mechanical characteristics to identify location of Pin 1;
DIMMD11B.DOC	07.01.00	J. Baumgartner	Added Ethernet-control signals to DIMM-CPU pinout
DIMMD11C.DOC	19.10.00	R. Barth	deleted manufacturer of sockets in chapter 5, added mech. schematics with dimensions, added reference to JUMPtec® specs of sockets
DIMMD11D.DOC	03.04.01	J. Baumgartner	Added USB signals to DIMM-CPU, added restricted areas to mechanical drawings